

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/690,782	10/21/2003	Jin-Hyuk Lee	9903-071	5611
20575 7.	590 06/14/2005		EXAM	INER
MARGER JOHNSON & MCCOLLOM, P.C. 1030 SW MORRISON STREET			GRAYBILL, DAVID E	
PORTI AND OR 97205			ART UNIT	PAPER NUMBER

DATE MAILED: 06/14/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/690,782	LEE ET AL.				
Office Action Summary	Examiner	Art Unit				
	David E. Graybill	2822				
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPL' THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a repl - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be tim y within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONEI	nely filed s will be considered timely. the mailing date of this communication. O (35 U.S.C. § 133).				
Status						
1)⊠ Responsive to communication(s) filed on <u>05 A</u>	nril 2005					
·						
•	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
 4) Claim(s) 1-17 is/are pending in the application 4a) Of the above claim(s) 13-16 is/are withdraw 5) Claim(s) is/are allowed. 6) Claim(s) 1-12 and 17 is/are rejected. 7) Claim(s) is/are objected to. 						
8) Claim(s) are subject to restriction and/o	r election requirement.					
Application Papers						
9) ☐ The specification is objected to by the Examine 10) ☑ The drawing(s) filed on 21 October 2003 is/are Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) ☐ The oath or declaration is objected to by the Example 11.	: a)⊠ accepted or b)⊡ objected drawing(s) be held in abeyance. See tion is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the prio application from the International Burear * See the attached detailed Office action for a list	s have been received. s have been received in Applicati rity documents have been receive u (PCT Rule 17.2(a)).	on No ed in this National Stage				
Attachment(s)	_					
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date <u>1 page</u>. 	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:					

Art Unit: 2822

Claims 13-16 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected invention, there being no allowable generic or linking claim. Election was made **without** traverse in the reply filed on 4-5-5.

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claim 5 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

There is insufficient antecedent basis for the following language:

Claim 5, "the area of the concave portion inside the convex portion,"
"the concave portion inside the convex portion," and, "the area of the
convex portion."

In the rejections infra, generally, reference labels are recited only for the first recitation of identical claim elements.

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

⁽a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Application/Control Number:

10/690,782

Art Unit: 2822

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claims 1-12 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamaguchi (6780748) and Chu (6400021).

At column 7, lines 13-24 and column 11, line 35 to column 12, line 5, Yamaguchi discloses the following:

A method for a wafer level chip scale package (CSP), the method comprising: providing a semiconductor wafer 10, the semiconductor wafer including semiconductor chips 11 having chip pads 1 and a passivation layer 22a, the wafer further including scribe lines (illustrated in FIG. 5 (a), not labeled) between the chips; forming a first patterned dielectric layer 22b on the passivation layer to expose the chip pads; and forming a second patterned dielectric layer 25 on the first patterned dielectric layer to expose

Art Unit: 2822

the chip pads, wherein the second patterned dielectric layer has a portion (abutting ball pad 2) where a ball pad 2 is to be formed; forming a metal wiring layer 3 on the first and second patterned dielectric layers including the portion, the metal wiring layer being electrically connected to the chip pads; forming a third dielectric layer 26 on the metal wiring layer; and removing a portion of the third dielectric layer over the portion to form a connection hole "areas above the bump pads 2" therein, the connection hole exposing a portion of the metal wiring layer to form the ball pad; forming a solder ball 12 on the ball pad; and cutting the semiconductor wafer along the scribe lines "dicing"

A method for a wafer level chip scale package (CSP) comprising: providing a semiconductor wafer, the semiconductor wafer including semiconductor chips each having chip pads and a passivation layer; forming a first dielectric layer on the passivation layer; patterning the first dielectric layer to expose the chip pads; forming a second dielectric layer on the patterned first dielectric layer; and patterning the second dielectric layer to expose the chip pads, wherein the first and second patterned dielectric layer form a ball pad area, in which the second patterned dielectric layer has a non-planar surface (adjacent 1 including "inclined parts"); forming a metal wiring layer on the first and second patterned dielectric layers, the

Application/Control Number:

10/690,782

Art Unit: 2822

metal wiring layer being electrically connected to the chip pads; forming a third dielectric layer on the metal wiring layer; and removing a portion of the third dielectric layer over the non-planar surface to form a connection hole therein, the connection hole exposing a portion of the metal wiring layer over the non-planar surface to form a ball pad; forming a solder ball on the ball pad.

The method of making the wafer level chip scale package (CSP) comprising: a semiconductor chip having chip pads and a passivation layer exposing chip pads; a first patterned dielectric layer disposed on the passivation layer; and a second patterned dielectric layer, the first and second patterned dielectric layers exposing the chip pads, wherein the first and second patterned dielectric layers have a portion, the method comprising: providing a semiconductor wafer, the semiconductor wafer including a semiconductor chip having chip pads and a passivation layer, the wafer further including scribe lines between the chips; forming a first patterned dielectric layer on the passivation layer to expose the chip pads; and forming a second patterned dielectric layer on the first patterned dielectric layer to expose the chip pads, wherein the second patterned dielectric layer has a portion where a ball pad is to be formed.

Art Unit: 2822

However, Yamaguchi does not appear to explicitly disclose an embossed portion; wherein the embossed portion has a concave portion and a convex portion, the concave portion exposing a portion of the first patterned dielectric layer where a ball pad is to be formed, the convex portion being formed of the second patterned dielectric layer.

Nonetheless, at column 4, lines 13-18; column 4, line 57 to column 5, line 4; and column 5, lines 54-59, Cho discloses an embossed portion 30, 32; wherein the embossed portion has a concave portion 32 and a convex portion (defined by 32, illustrated in FIG. 6, not labeled), the concave portion exposing a portion of the first patterned dielectric layer 20 where a ball pad 51 is to be formed, the convex portion being formed of the second patterned dielectric layer 30. Moreover, it would have been obvious to combine this disclosure of Cho with the disclosure of Yamaguchi because it would strengthen the adhesion force between the solder ball 12 and pad 2.

However, Yamaguchi and Cho do not appear to explicitly disclose wherein the concave portion comprises a circle shape, and the convex portion comprises a ring shape and having a smaller diameter than the concave portion; wherein the convex portion comprises a discontinuous ring shape; wherein the area of the concave portion inside the convex portion is approximately equal to the area of the convex portion; wherein forming a

Art Unit: 2822

first patterned dielectric layer comprises exposing a portion of the passivation layer inside the ring-shaped second dielectric layer; wherein forming a second patterned dielectric layer comprises exposing a portion of the passivation layer inside the ring-shaped second dielectric layer.

Nonetheless, as cited, Cho discloses wherein forming a patterned dielectric layer 30 comprises exposing a portion of the passivation layer 20 inside the dielectric layer. Furthermore, it would have been obvious to combine this disclosure of Cho with the disclosure of Yamaguchi because it would strengthen the adhesion force between the solder ball 12 and pad 2. In addition, it would have been an obvious matter of design choice bounded by well known manufacturing constraints and ascertainable by routine experimentation and optimization to choose the particular claimed dimensions because applicant has not disclosed that, in view of the applied prior art, the dimensions are for any additional purpose, and it appears prima facie that the process would possess utility using another dimension. Indeed, it has been held that mere dimensional limitations are prima facie obvious absent a disclosure that the limitations are for a particular unobvious purpose, produce an unexpected result, or are otherwise critical. See, for example, In re Rose, 220 F.2d 459, 105 USPQ 237 (CCPA 1955); In re Rinehart, 531 F.2d 1048, 189 USPQ 143 (CCPA 1976); Gardner v. TEC

Art Unit: 2822

Systems, Inc., 725 F.2d 1338, 220 USPQ 777 (Fed. Cir. 1984), cert. denied, 469 U.S. 830, 225 USPQ 232 (1984); In re Dailey, 357 F.2d 669, 149 USPQ 47 (CCPA 1966).

Claims 3, 4, 8 and 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamaguchi and Cho as applied to claim 2, and further in combination with Peng (6444295).

Yamaguchi and Cho do not appear to explicitly disclose wherein the concave portion comprises a circle shape, and the convex portion comprises a ring shape and having a smaller diameter than the concave portion; wherein the convex portion comprises a discontinuous ring shape; wherein forming a first patterned dielectric layer comprises exposing a portion of the passivation layer inside the ring-shaped second dielectric layer; wherein forming a second patterned dielectric layer comprises exposing a portion of the passivation layer inside the ring-shaped second dielectric layer.

Still, at column 3, lines 19-47; and column 4, lines 11-13, Peng discloses wherein the concave portion (of 320, illustrated in FIG.2(a), not labeled) comprises a circle shape "ring," and the convex portion (of 320, illustrated in FIG.2(a), not labeled) comprises a ring shape and having a smaller diameter than the concave portion; wherein the convex portion

Application/Control Number:

10/690,782

Art Unit: 2822

comprises a discontinuous ring shape (each concentric ring is discontinuous with another ring).

Page 9

To further clarify, the convex portion comprises a ring shape and having a smaller diameter than the concave portion when the convex portion is concentric with and within the concave portion.

Moreover, it would have been obvious to combine this disclosure of Peng with the disclosure of the combination of Yamaguchi and Cho because it would facilitate the provision of the concave and convex portions of Yamaguchi and Cho and increase the firmness of the ball bond.

For information on the status of this application applicant should check PAIR: Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Alternatively, applicant may contact the File Information Unit at (703) 308-2733. Telephone status inquiries should not be directed to the examiner. See MPEP 1730VIC, MPEP 203.08 and MPEP 102.

Any other telephone inquiry concerning this communication or earlier communications from the examiner should be directed to David E. Graybill at (571) 272-1930. Regular office hours: Monday through Friday, 8:30 a.m. to 6:00 p.m.

The fax phone number for group 2800 is (703) 872-9306.

JN E 9M

David E. Graybill Primary Examiner

Application/Control Number: 10/690,782

Art Unit: 2822

Art Unit 2822

D.G. 9-Jun-05

Page 10